|
Z°T¥Î¤ß´£¿ô¡G»P¥»¶¬ÛÃö¸ê®Æ¬°¡u¨ä¥L°ÝÃD¡v¡u±M·~ª¾ÃÑ¡v¡C |
½Ð°Ý L1 ¸ò L2§Ö¨ú ®t²§¦bþ |
©Ò¿×ªº¤º³¡§Ö¨ú§Y§Ö¨ú°O¾ÐÅé Cache Memory
¥Dnªº¥\¯à¦b¨ó½ÕCPU©M¥D°O¾ÐÅ骺¦s¨ú³t®t
CPU©M¥D°O¾ÐÅé³t«×¤j¬ù®t50~100¿,Cache M ³t«×«h®t5~10¿
³t®t«h·|³y¦¨CPU¦s¨úªºDelay
§YCPU³B²z§¹¤@µ§«ü¥O©Î¸ê®Æ,¥D°O¾ÐÅé«oÁÙ¨Ó¤£¤Î§â¤U¤@µ§¸ê®Æ°e¤JCPU
CPU«K·|®ö¶Oµ¥«Ý¸ê®Æªº®É¶¡
¦p¦³Cache Mªº½w½Ä«K¥i§ïµ½¦¹°ÝÃD
¨º¬°¦ó¤À¦¨¤T¼h¦¨°Ç
CPU§ì¨ú¸ê®Æªº¤è¦¡,±q³Ì¤W¼hªºL·j´M,¦pªG¦bL1¦³§ä¨ì«Kª½±µ¦s¨ú,¨S¦³«K¦A¦V¤U¼h·j´Mª½¨ì§ä¨ì¬°¤î
¥t¥~¥Dn¬O¦]¬°Cache M ¬Û·íªº¶Q,¶V¤W¼hLªº³t«×¶V§Ö¬Û¹ïªº»ù®æ¤]´N«Ü¶Q
©Ò¥H¨ì¥«±¤WÁʶRCPUªº®ÉÔ¥i¥J²ÓÆ[¹î,¦³ªº®É¯ßÀW²v¬Û¦P¦ý»ù®æ«o¬Û®t¤@¤j¬q
¨Ò¦pIntelªºÁÉ´«K¬O±NP4ªºL§Ö¨ú´î¤Öª©,¦]¦¹®Ä¯à¸û®t»ù®æ¤]¬Û¹ï«K©y
¹q¸£¥D°O¾ÐÅé(DDR or SD RAM)³q±`¦³¨âÓP©R¶Ë,³t«×©M®e¶q
¬°¤Fn¤À§O§ïµ½³o¨âÓ°ÝÃD,¦³¤H«K³]p¥X¶¥¼h¦¡°O¾ÐÅé
§Q¥ÎCache M À±¸É¥D°O¾ÐÅ骺³t«×¤£¨¬
§Q¥ÎSecondary M(HDD) À±¸É¥D°O¾ÐÅ骺®e¶q¤£¨¬
¦Ó¥D°O¾ÐÅé«K³B¦b³o¨â¼h·í¤¤,¥i·Q¹³¦¨¤U¹Ï
CPU <==> Cache M <==> Main M <==> Secondary M
¼h©M¼h¤§¶¡ªº¸ê®Æ«ü¥O¶Ç¿é«K¬O³z¹LµwÅé¹q¸ô©Î§@·~¨t²Î¨ÓºÞ²z
¦ÓL§Ö¨ú¨ä¹ê´N¬OCache M¦A²Ó¤À¤U¥h
CPU <==> L1 <==> L2 <==> L3 <==> Main M <==> Secondary M
³t«×<======================================>®e¶q
¥Ñ¤W¹ÏÀ³¸Ó¥i¥H¬Ý¥X¨Ó¦V¥kMemory®e¶q¶V¤j,¦V¥ª«h¬O³t«×¶V§Ö
¥Ø«e§Ö¨ú®e¶q³£¤w¤ñ¥H«e¨Óªº¤j³\¦h,L3¤]¬Oªñ´Á¤~¥X²{ªºªF¦è,¤£¥~¥G¬O¬°¤F§ïµ½¹q¸£¦s¨úªº³t«×,¦P®É¤Sn¦Ò¼{¨ìCPUªº¦¨¥»
L1, L2 ªº³t«×À³¸Ó¬O¤@¼Ëªº
¦Ü©ó L3 ´N¤£¤@©w¡An¬Ý³]p¤~ª¾¹D
ÁÙ¦³ L1 ¨Ã¤£¬O¥u¦³¦s©ñ¸ê®Æ¦Ó¤w
ÁÙ¦³ Data TLB, Instruction TLB µ¥¸ê®Æ
´N Pentium 4 ¸ò Xeon ¨Ó¬Ý¡A¨Ã¨S¦³³]p L1 Instruction Cache¡A¥u¦³ L1 Data Cache ¦Ó¤w
¦pªGn¤F¸Ñ¸Ô²Óªº¸ê®Æ¡A½Ð¦Ü Intel ºô¯¸¤U¸ü
IA-32 Intel® Architecture
Software Developer¡¦s
Manual
Volume 3:
System Programming Guide
¸Ì±¦³¸Ô²Óªº»¡©ú